 |
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
|
| If you can't view the Datasheet, Please click here to try to view without PDF Reader . |
|
|
| Datasheet File OCR Text: |
| (R) EL7242, EL7252 Data Sheet July 29, 2009 FN7285.4 Dual Input, High Speed, Dual Channel Power MOSFET Driver The EL7242/EL7252 dual input, 2-channel drivers achieve the same excellent switching performance of the EL7212 family while providing added flexibility. The 2-input logic and configuration is applicable to numerous power MOSFET drive circuits. As with other Intersil drivers, the EL7242/EL7252 are excellent for driving large capacitive loads with minimal delay and switching times. "Shoot-thru" protection and latching circuits can be implemented by simply "cross-coupling" the 2-channels. Features * Logic AND/NAND input * 3V and 5V Input compatible * Clocking speeds up to 10MHz * 20ns Switching/delay time * 2A Peak drive * Isolated drains * Low output impedance * Low quiescent current Pinouts EL7242 (8 LD PDIP, SOIC) TOP VIEW A IN 1 B IN 2 C IN 3 D IN 4 8 V+ 7 OUT A 6 OUT B * Wide operating voltage -- 4.5V to 16V * Pb-free available (RoHS compliant) Applications * Short circuit protected switching * Undervoltage shut-down circuits * Switch-mode power supplies 5 GND * Motor controls * Power MOSFET switching * Switching capacitive loads EL7252 (8 LD PDIP, SOIC) TOP VIEW A IN 1 B IN 2 C IN 3 D IN 4 8 V+ 7 OUT A 6 OUT B 5 GND * Shoot-thru protection * Latching drivers Manufactured under U.S. Patent Nos. 5,334,883, #5,341,047 1 CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. 1-888-INTERSIL or 1-888-468-3774 | Intersil (and design) is a registered trademark of Intersil Americas Inc. Copyright Intersil Americas Inc. 2003, 2005, 2008, 2009. All Rights Reserved All other trademarks mentioned are the property of their respective owners. EL7242, EL7252 Ordering Information PART NUMBER EL7242CNZ (Note 1) EL7242CSZ (Note 1) EL7242CSZ-T7* (Note 1) EL7242CSZ-T13* (Note 1) EL7242CN (Note 2) EL7242CS (Note 2) EL7242CS-T7* (Note 2) EL7242CS-T13* (Note 2) EL7252CSZ (Note 1) EL7252CSZ-T7* (Note 1) EL7252CSZ-T13* (Note 1) EL7252CN EL7252CS EL7252CS-T7* (Note 2) EL7252CS-T13* (Note 2) PART MARKING EL7242CN Z 7242CSZ 7242CSZ 7242CSZ EL7242CN 7242CS 7242CS 7242CS 7252CSZ 7252CSZ 7252CSZ EL7252CN 7252CS 7252CS 7252CS PACKAGE 8 Ld PDIP** (Pb-free) 8 Ld SOIC (Pb-free) 8 Ld SOIC (Pb-free) 8 Ld SOIC (Pb-free) 8 Ld PDIP 8 Ld SOIC 8 Ld SOIC 8 Ld SOIC 8 Ld SOIC (Pb-free) 8 Ld SOIC (Pb-free) 8 Ld SOIC (Pb-free) 8 Ld PDIP 8 Ld SOIC 8 Ld SOIC 8 Ld SOIC E8.3 MDP0027 MDP0027 MDP0027 MDP0031 MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 MDP0027 E8.3 MDP0027 MDP0027 MDP0027 PKG. DWG. # *Please refer to TB347 for details on reel specifications. **Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. NOTES: 1. These Intersil Pb-free plastic packaged products employ special Pb-free material sets, molding compounds/die attach materials, and 100% matte tin plate plus anneal (e3 termination finish, which is RoHS compliant and compatible with both SnPb and Pb-free soldering operations). Intersil Pb-free products are MSL classified at Pb-free peak reflow temperatures that meet or exceed the Pb-free requirements of IPC/JEDEC J STD-020. 2. These parts are not recommended for new designs. 2 FN7285.4 July 29, 2009 EL7242, EL7252 Absolute Maximum Ratings (TA = +25C) Supply (V+ to GND) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16.5V Input Pins . . . . . . . . . . . . . . . . . . . . . . . . . . -0.3V to +0.3V above V+ Combined Peak Output Current. . . . . . . . . . . . . . . . . . . . . . . . . . .4A Storage Temperature Range . . . . . . . . . . . . . . . . . .-65C to +150C Thermal Information Power Dissipation 8 Ld SOIC . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .570mW 8 Ld PDIP* . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .1050mW Pb-Free Reflow Profile. . . . . . . . . . . . . . . . . . . . . . . . .see link below http://www.intersil.com/pbfree/Pb-FreeReflow.asp *Pb-free PDIPs can be used for through hole wave solder processing only. They are not intended for use in Reflow solder processing applications. Operating Conditions Ambient Operating Temperature . . . . . . . . . . . . . . . .-40C to +85C Operating Junction Temperature . . . . . . . . . . . . . . . . . . . . . . +125C CAUTION: Do not operate at or near the maximum ratings listed for extended periods of time. Exposure to such conditions may adversely impact product reliability and result in failures not covered by warranty. IMPORTANT NOTE: All parameters having Min/Max specifications are guaranteed. Typical values are for information purposes only. Unless otherwise noted, all tests are at the specified temperature and are pulsed tests, therefore: TJ = TC = TA DC Electrical Specifications PARAMETER INPUT VIH IIH VIL IIL VHVS OUTPUT ROH ROL IPK Pull-up Resistance TA = +25C, V = 15V, unless otherwise specified. TEST CONDITIONS MIN TYP MAX UNITS DESCRIPTION Logic "1' Input Voltage Logic "1' Input Current Logic "0' Input Voltage Logic "0' Input Current Input Hysteresis @0V @V+ 2.4 0.1 10 0.8 0.1 0.3 10 V A V A V IOUT = -100mA IOUT = +100mA Source Sink 3 4 2 2 100 6 6 A A mA Pull-down Resistance Peak Output Current IDC POWER SUPPLY IS VS Continuous Output Current Source/Sink Power Supply Current Operating Voltage Inputs High 4.5 1 2.5 16 mA V AC Electrical Specifications PARAMETER SWITCHING CHARACTERISTICS tR Rise Time (Note 3) TA = +25C, V = 15V, unless otherwise specified. TEST CONDITIONS MIN TYP MAX UNITS DESCRIPTION CL = 500pF CL = 1000pF 10 20 10 20 20 20 25 25 ns ns ns ns ns ns tF Fall Time (Note 3) CL = 500pF CL = 1000pF tD-ON tD-OFF NOTE: Turn-On Delay Time (Note 3) Turn-Off Delay Time (Note 3) 3. Limits established by characterization and are not production tested. 3 FN7285.4 July 29, 2009 EL7242, EL7252 Timing Table 5V INPUT 2.5V 0 INVERTED OUTPUT 90% 10% 90% 10% tD1 tF tR tD2 tR tF NON-INVERTED OUTPUT Standard Test Configuration V+ 3 4 4.7F TAN OUTPUT 1000pF LOAD 5 EL7242 1 2 INPUT 7 Simplified Schematic V+ + - OUTPUT INPUT + VREF INPUT BUFFER REFERENCE AND LEVEL SHIFTER INVERTING BUFFER WITH HYSTERESIS LOGIC GATE SUPER INVERTER 4 FN7285.4 July 29, 2009 EL7242, EL7252 Typical Performance Curves 2.0 POWER DISSIPATION (W) 1.0 1.05W 0.8 0.6 0.4 0.2 0.0 SO8 JA = 175C/W 0 25 50 75 100 125 AMBIENT TEMPERATURE (C) 150 0.0 0 5 10 SUPPLY VOLTAGE 15 570mW PDIP8 INPUT VOLTAGE JA = 95C/W MAX TJ = 125C 1.8 1.6 1.4 1.2 1.0 LOW LIMIT = 0.8V HIGH LIMIT = 2.4V HYSTERESIS FIGURE 1. MAX POWER/DERATING CURVES FIGURE 2. SWITCH THRESHOLD vs SUPPLY VOLTAGE V - SUPPLY 15 0 10 2 2/DIV 0 N-CHANNEL SINK (A) -1 1 P-CHANNEL -2 -10 -5 SOURCE (A) 10 5 0 IIN (mA) 0 V+ VIN 2.5V/DIV 20 0 5 V - SUPPLY 10 15 FIGURE 3. INPUT CURRENT vs VOLTAGE FIGURE 4. PEAK DRIVE vs SUPPLY VOLTAGE 8 SUPPLY CURRENT (mA) 7 6 5 4 3 2 1 0 0 5 10 15 SUPPLY VOLTAGE (V) A 8 B C CASE: A ALL INPUTS GND B 3 INPUTS GND C 2 INPUTS GND D 1 INPUT GND D E ALL INPUTS V+ ON-RESISTANCE () MEASURED AT 100mA PULL-DOWN 6 4 2 PULL-UP E 0 5 10 SUPPLY VOLTAGE (V) 15 FIGURE 5. QUIESCENT SUPPLY CURRENT FIGURE 6. ON-RESISTANCE vs SUPPLY VOLTAGE 5 FN7285.4 July 29, 2009 EL7242, EL7252 Typical Performance Curves 100 SUPPLY CURRENT (mA) SUPPLY CURRENT (mA) VDD = +15V 10 VDD = +10V (Continued) 100 10,000pF 10 100pF 1 VDD = 10V (EQUIVALENT INTERNAL CAPACITANCE = 470pF) 100k 1M 10M 1000pF VDD = +5V 1 NO LOAD 0.1 10k CL = 1000pF 100k 1M 10M 0.1 10k FREQUENCY (Hz) FREQUENCY (Hz) FIGURE 7. AVERAGE SUPPLY CURRENT vs VOLTAGE AND FREQUENCY FIGURE 8. AVERAGE SUPPLY CURRENT vs CAPACITIVE LOAD 100 VDD = 10V RISE/FALL TIME (ns) RISE/FALL TIME (ns) 80 60 40 20 tR 100 tF 30 20 tF 10 tR CL = 1000pF 0 1000 LOAD CAPACITANCE (pF) 10,000 5 7.5 10 12.5 SUPPLY VOLTAGE (V) 15 FIGURE 9. RISE/FALL TIME vs LOAD FIGURE 10. RISE/FALL TIME vs SUPPLY VOLTAGE 40 30 DELAY TIME (ns) 30 RISE/FALL TIME (ns) tD2 20 tF 20 tD1 10 CL = 1000pF 5 7.5 10 12.5 15 10 VDD = 10V 0 -50 CL = 1000pF -25 0 25 tR 50 75 100 125 0 SUPPLY VOLTAGE (V) TEMPERATURE (C) FIGURE 11. PROPAGATION DELAY vs SUPPLY VOLTAGE FIGURE 12. RISE/FALL TIME vs TEMPERATURE 6 FN7285.4 July 29, 2009 EL7242, EL7252 Typical Performance Curves (Continued) 40 tD2 30 DELAY TIME (ns) 20 tD1 10 VDD = 10V CL = 1000pF -25 0 25 50 75 100 125 0 -50 TEMPERATURE (C) FIGURE 13. DELAY vs TEMPERATURE 7 FN7285.4 July 29, 2009 EL7242, EL7252 Small Outline Package Family (SO) A D N (N/2)+1 h X 45 A E E1 PIN #1 I.D. MARK c SEE DETAIL "X" 1 B (N/2) L1 0.010 M C A B e C H A2 GAUGE PLANE A1 0.004 C 0.010 M C A B b DETAIL X SEATING PLANE L 4 4 0.010 MDP0027 SMALL OUTLINE PACKAGE FAMILY (SO) INCHES SYMBOL A A1 A2 b c D E E1 e L L1 h N NOTES: 1. Plastic or metal protrusions of 0.006" maximum per side are not included. 2. Plastic interlead protrusions of 0.010" maximum per side are not included. 3. Dimensions "D" and "E1" are measured at Datum Plane "H". 4. Dimensioning and tolerancing per ASME Y14.5M-1994 SO-8 0.068 0.006 0.057 0.017 0.009 0.193 0.236 0.154 0.050 0.025 0.041 0.013 8 SO-14 0.068 0.006 0.057 0.017 0.009 0.341 0.236 0.154 0.050 0.025 0.041 0.013 14 SO16 (0.150") 0.068 0.006 0.057 0.017 0.009 0.390 0.236 0.154 0.050 0.025 0.041 0.013 16 SO16 (0.300") (SOL-16) 0.104 0.007 0.092 0.017 0.011 0.406 0.406 0.295 0.050 0.030 0.056 0.020 16 SO20 (SOL-20) 0.104 0.007 0.092 0.017 0.011 0.504 0.406 0.295 0.050 0.030 0.056 0.020 20 SO24 (SOL-24) 0.104 0.007 0.092 0.017 0.011 0.606 0.406 0.295 0.050 0.030 0.056 0.020 24 SO28 (SOL-28) 0.104 0.007 0.092 0.017 0.011 0.704 0.406 0.295 0.050 0.030 0.056 0.020 28 TOLERANCE MAX 0.003 0.002 0.003 0.001 0.004 0.008 0.004 Basic 0.009 Basic Reference Reference NOTES 1, 3 2, 3 Rev. M 2/07 8 FN7285.4 July 29, 2009 EL7242, EL7252 Dual-In-Line Plastic Packages (PDIP) N INDEX AREA E1 12 3 N/2 -B-AD BASE PLANE SEATING PLANE D1 B1 B 0.010 (0.25) M D1 -CA2 L A C L E E8.3 (JEDEC MS-001-BA ISSUE D) 8 LEAD DUAL-IN-LINE PLASTIC PACKAGE INCHES SYMBOL A A1 A2 B B1 C D D1 E E1 e eA eB L N eA eC C A BS C MILLIMETERS MIN 0.39 2.93 0.356 1.15 0.204 9.01 0.13 7.62 6.10 MAX 5.33 4.95 0.558 1.77 0.355 10.16 8.25 7.11 NOTES 4 4 8, 10 5 5 6 5 6 7 4 9 Rev. 0 12/93 MIN 0.015 0.115 0.014 0.045 0.008 0.355 0.005 0.300 0.240 MAX 0.210 0.195 0.022 0.070 0.014 0.400 0.325 0.280 e A1 eB NOTES: 1. Controlling Dimensions: INCH. In case of conflict between English and Metric dimensions, the inch dimensions control. 2. Dimensioning and tolerancing per ANSI Y14.5M-1982. 3. Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication No. 95. 4. Dimensions A, A1 and L are measured with the package seated in JEDEC seating plane gauge GS-3. 5. D, D1, and E1 dimensions do not include mold flash or protrusions. Mold flash or protrusions shall not exceed 0.010 inch (0.25mm). 6. E and eA are measured with the leads constrained to be perpendicular to datum -C- . 7. eB and eC are measured at the lead tips with the leads unconstrained. eC must be zero or greater. 8. B1 maximum dimensions do not include dambar protrusions. Dambar protrusions shall not exceed 0.010 inch (0.25mm). 9. N is the maximum number of terminal positions. 10. Corner leads (1, N, N/2 and N/2 + 1) for E8.3, E16.3, E18.3, E28.3, E42.6 will have a B1 dimension of 0.030 - 0.045 inch (0.76 - 1.14mm). 0.100 BSC 0.300 BSC 0.115 8 0.430 0.150 - 2.54 BSC 7.62 BSC 10.92 3.81 8 2.93 All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries. For information regarding Intersil Corporation and its products, see www.intersil.com 9 FN7285.4 July 29, 2009 |
Price & Availability of EL7252CN
 |
|
|
|
|
All Rights Reserved © IC-ON-LINE 2003 - 2022 |
| [Add Bookmark] [Contact Us] [Link exchange] [Privacy policy] |
|
Mirror Sites : [www.datasheet.hk]
[www.maxim4u.com] [www.ic-on-line.cn]
[www.ic-on-line.com] [www.ic-on-line.net]
[www.alldatasheet.com.cn]
[www.gdcy.com]
[www.gdcy.net] |